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ABSTRACT
A comparison of two different models is made for thin-
film Metal Oxide Semiconductor Field-Effect Transistors
(TFTs) with three different types of gate oxide: wet thermal
oxide, dry thermal oxide and oxide grown through plasma-
enhanced chemical vapor deposition (PECVD). The two models
are compared for polysilicon films as deposited, and after
treatment in a hydrogen plasma for the two types of
thermally grown oxide. A correction to one of the models
under comparison is shown.
1
Chapter 1: Introduction
1.1 History of thin-film transistors
The use of an electric field applied across an
insulating gate to control the current in a thin film of
semiconductor is not a new idea. The first patent for such
a device was filed in 1925 by Lilienfield [1] and his patent
was approved in 1930. This device was to use a film of
copper sulfide as the semiconducting material in the channel
region. Shockley and Pearson attempted (with limited
sue c e s s ) to use a t hi n f i 1m 0 f germa n i urn and ami c a gat e
insulator to create a thin-film transistor in 1948 [2].
Despite these early attempts, it was not until the bulk
properties of semiconductors were better understood and
suitable means of production existed that practical thin
film transistors were fabricated. After the passivating
properties of silicon dioxide were discovered in 1959 [3],
the first practical thin-film transistor was fabricated [4]
using cadmium sulfide for the channel in 1961. Hofstein and
Heiman [5] fabricated a silicon metal-oxide-semiconductor
thin-film transistor (TFT) in 1963.
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Since these early successes, many different
combinations of channel materials, gate dielectric~ and
substrates have been used for thin-film transistors.
Polycrystalline and amorphous hydrogenated silicon and
cadmium selenide are among the most common materials for the
channel material in recent years. Silicon dioxide is
commonly used as a gate dielectric in silicon thin-film
transistors, and may be thermally grown or deposited by
various forms of chemical vapor deposition, such as low-
pressure chemical vapor deposition, atmospheric-pressure
'chemical vapor deposition or plasma-enhanced chemical vapor
deposition.
deposited on
The films for thin-film transistors have been
insulating substrates composed of silicon
dioxide grown on silicon wafers, as well as on glass
substrates (e. g. [6]).
1.2 Potential uses for thin-film transistors
1.2.1 Flat-panel displays
One of the most promising applications for thin-film
transistors is driving logic for flat-panel liquid-crystal
displays (LCDs). It is possible to use TFTs in this
application because they can be fabricated on glass
substrates using a low-temperature process [6]. By the
integration of the controlling logic and driving transistors
3
on the display, the number of connections to the display can
be reduced, and the speed of the display increased. Flat-
panel displays are ~n attractive alternative to conventional
CRT's in areas requiring low power dissipation and small
size.
An individual' picture element (pixel) in an LCD is
equivalent to a capacitor, and a MOS inverter may be used to
charge and discharge the capacitor, that is, to turn the
pixel on or off, as shown in Figure 1.1. The input to the
MOS inverter is generated by the driving logic of the
display. A group of workers at Hitachi [7] have already
fabricated a crude color display using TFTs for driving
logic. Monochrome active-matrix LCDs are used in laptop
computers, including the Macintosh Portable.
1.2.2 Three-dimensional integrated circuits
Mo dern ve r y I a r gesca lei nt e g rat e d c ireu its con t a ins 0
many transistors on a chip that even with one micron feature
sizes, the dice are becoming unmanageably large. This is
particularly a problem in large memory chips. One way to
pack a large number of transistors in a smaller area is to
use three-dimensional circuits. Such geometry oculd be
realized with thin-film transistor technology. The act i ve
layers in such a scheme would be separated by layers of
4
Figure 1.1: TFT Used as a Pixel Control Element
-
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insul.ting material such as deposited silicon dioxide.
Such a circuit would be smaller in area than its two-
dimensional analogue, at the cost of additional complexity
and some sacrifice in performance. Even the best practical
TFTs are inferior to transistors fabricated in single-
crystal or epitaxially grown silicon.
1.3 Mobility limiting Factors
In transistors fabricated from single-crystal material,
two scattering processes, ionized impurity scattering and
phonon scattering, are primarily responsible for carrier
mobility limiting in the crystal bulk. These two processes
also occur in polycrystalline material. However, the
processes which most degredate the carrier mobility in
polycrystalline silicon are associated with the grain
boundaries in the material.
1.3.1 Energy barrier
One effect of the charge which is trapped at the
boundaries between grains in polycrystalline silicon is the
creation of depletion regions in the grains on either side
ofthe bar r i e r. Ass urn i ng t hat the rei sac 0 nc e nt rat ion ND 0 f
ionized donors in the material, it has been found [7] by
6
solving Poisson's equation for the region shown in Figure
1.2 that the height of the energy barrier is given by
Equa ti on (1. 2) ,
( 1. 2)
where q is the electronic charge, Nt is the density of trap
s tat e s, E.S1 is· the die 1e c t ric con s tan t 0 f s iii con and No i s
the density of donor ions. It is assumed that electrons
must overcome this barrier by thermionic emission. This
leads to an exponential dependence of barrier height
mobility /.1-bar on temperature as expressed in Equation (1;3)
(1.3)
where k is Boltzmann's constant, T is absolute temperature
and /.1-0 i s the mob iii t y i f the r ewe r e no en ergy bar r i e r . The
mobility due to this energy barrier should increase with
increasing temperature, because /.1-bar monotonically increases
with increasing temperature, and because with increasing tem-
perature, more carriers possess thermal energy sufficient to
overcome the barrier.
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1.3.2 Coulombic scattering
The material in the grain bulk contains both impurities
(intentional and/or unintentional) and trapping sites which
give rise to midgap states. Both of these can result in
fixed charge in the grain bulk. As in single-crystal
silicon, fixed charge in the grain bulk causes Coulombic
scattering. The carrier mobility due to Coulombic
scattering in single-crystal silicon increases with
increasing temperature, because carriers with greater
thermal energy suffer less relative momentum change when
scattered by a fixed charge.
1.3.3 Phonon scattering
Phonon scattering is a phenomenon associated with the
bulk of the grains of the semiconductor. This is the same
process as in a single crystal. Either an electron
interacts with the crystal lattice, releasing a phonon or an
electron interacts with a phonon, with a resultant change in
its momentum. The mobility due to this scattering mechanism
should decrease with increasing temperature because at
higher temperature the
concentration of phonons.
lattice
8
contains a larger
1.3.4 Surface Scattering
A useful property of single-crystal silicon is the good
interface between the silicon and the silicon dioxide
layers. This is not true of polycrystalline silicon. The
surface of the silicon is rough, and the alignment of the
surfece changes from one crystallite to the next, and so the
interface between polycrystalline silicon and silicon
dioxide contains more trap sites than the interface between
single-crystal silicon and silicon dioxide.
The effects of surface scattering are most apparent
under conditions of high gate voltage, because carriers are
deflected towards the surfece by the transverse gate field.
Because the threshold voltage of thin film MOSFET's are
typically on the order of ± 5 V, (as compared to perhaps
± 0.75 V for a MOSFET in single-crystal silicon) the effects
of surface scattering are more pronounced in polycrystalline
silicon devices.
1.4 Goals of this research
The purpose of this research is to compare models for
the determination of Nit' the trap state density at the grain
b0 u ndar i e s 0 f a pol y s i 1 i con t h i n f i 1m, and J1.o, the car r i e r
mobility in the grains. Two theories will be compared with
9
experimental results: the theories of Levinson at al [7] and
Proafio at at [8].
Both of these theories model the grain boundary a,s an
i nfin i t e sima 1 1y t hi n 1aye r con t a i n i ngal a r g e nurnbe. r 0 f
dangling bonds and other defects. These defects are able to
trap either electrons or holes, depending on their energy
with respect to the Fermi level. Both Levinson and Proafio
used the assumption that the traps at the grain boundary are
monoenergetic, that is peaked around a certain energy level.
Thi s work wi 11 compare the resul ts of both these theor ies
with measurements taken both on as-fabricated TFT's and on
TFT's annealed in a hydrogen plasma. Three different gate
dielectrics were used for the TFT's in this work: a wet
thermal oXide, a dry thermal oxide and a PECVD (Plasma
Enhanced Chemical Vapor Deposition) pyrophoric oxide. The
different models will be compared for each of these oxides.
10
Chapter 2: Theory
2.1 MOSFET Fundamentals
2.1.1 MaS Capacitor
The metal-oxide-semiconductor (MOS) capacitor is a
structure consisting of an insulating layer such as silicon
dioxide sandwiched between a semiconducting substrate and a
conducting gate material, usually aluminum or heavily doped
polycrystalline silicon. The capacitance per unit area of
the structure may be expressed as the capacitance of the
gate dielectric in series with the capacitance of the
underlying semiconductor. A single si 1 icon grain in the
channel of a thin fi 1m transistor may be treated as single
crystal silicon, which makes the MOS capacitor analysis
useful for analysis of thin film transistor behavior.
2.1.1.1 Undoped Silicon MaS Capacitor
transistors usedThe
undoped channel regions,
in this work were fabricated with
so that the most useful MOS
capacitor model
crystal silicon.
and Brews [10].
for this analysis invloves undoped single
Th i sana 1y sis f 0 1 low s t hat 0 f Ni colli a n
11
The semiconductor is considered to have a semi-infinite
t h i ckne s s , and a die lee t ric con s tan t 0 f €.Si • The gate
die Iec t ric has a t hiekne s s 0 f t ox and a die lee t ric con s tan t
of €'ox. Both dielectric constants are multiples of the
permi t t ivi ty of free space. In this analysis, VG is the
(ideal) gate voltage, ~ is the electrostatic potential, x is
the distance into the semiconductor and p is the charge
density in the silicon, a function of x and ~.
(2.1) is Poisson's equation in one dimension.
P
-€.Si
Equation
(2. 1 )
The charge densi ty p can be expressed as the sum of the
positive hole charge and the negative electron charge in the
silicon bulk. Gate oxide interface charge is included in
the difference between the actual gate voltage and the ideal
gate voltage. The electron and hole densities are functions
ofthe pot e nt i a lin the reg ion, as ex pre ssedin Eq uat ion s
(2.2) and (2.3)
q¢
n nfe kT
-q¢
p nfekT
(2.2)
(2.3)
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The total charge density in the silicon is then given by
Equa:tion (2.4).
p (2.4)
Substituting Equation
Equation (2.5) below.
(2.4) i n t 0 Equ a t ion (2.1) gives
(2. S')
A sol uti 0 n to Eq u a t ion ( 2 • 5 ) can be f 0 u ndin c los e d
form only for the case of intrinsic silicon. To solve the
differential equation, we first replace the partial
derivatives with ordinary derivatives in x, since the
assumption has already been made that the problem is
accurately reduced to a one-dimensional problem.
Mu I tip I yin g 'b 0 t h side s 0 f Eq u a t ion ( 2 . 5 ) by ani n t e g rat i ng
factor of ~~ results in Equation (2.6) .
..4..( d9'»2
dx dx (2.6)
If the potential 9'> is replaced by the unitless potential u
where
u
qq'J
kT
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(2.7)
_",,:·then Equation (2.6) can be rewritten as
(2.8)
where h!, the intrinsic Debye length, is given by
( 2 . 9 )
The second order partial differential equation has the
solution as in Equation (2.10). If Equation (2.10) is
solved for u, then the result is Equation (2.11).
1n [t a nh( us / 4)1
t a nh(u/ 4)j (2.10)
u (2.11)
In Equations (2.10) and (2.11), us is the unitless
surface potential. The sur f ace pot e n t i a lis a fun c t ion 0 n
the gate potential, and is zero under flatband conditions.
Th e sur f ace pot e nt i a lis pin ned a t the Fermil eve I when the
surface reaches a state of strong inversion. The value of Us
14
can be related to the gate voltage by Equation (2.11) (from
Nicollean and Brews). This equation can be numerically
solved for the surface potential given the 'effective' gate
voltage.
2.1.2 MaS Field Effect Transistor
The analysis for a thin-film field effect transistor is
similar to that for a single-crystal MOSFET, although the
analysis is simplified by the absence of substrate
potential. Inth i sana Iysis, the mob iii t y /l. i s assurnedt 0
.'\
be the effective mobility of majority carriers in the
channel, regardless of the mobility limiting factors.
I,
The equation governing the relation between the drain-
to-source current 10 and the gate and drain potentials VG and
Vo with the source tied to ground is given in Equation
(2.12) .
(2.12)
If the drain voltage is much less than the gate voltage then
the V~ term can bene g 1e c ted. Equation (2.13) forms the
basis of the theories developed in this section.
TCoxtl(VG - Vt)Vo
15
(2.13)
2.2 Grain Boundary Barrier Height
2.2.1 Obe-Dimensional Grain Boundary Treament
2.2.1.1 Single-Level Trap
The simplest way in which to model the grain boundary
between two silicon grains is to assume that both of the
grains (of length L ) are depleted of mobile carriers near
the boundary (of negl igible width) and that the boundary
contains trapped carriers at a single level near the middle
of the bandgap. The grains are assumed to be doped with a
concentration No of a single impurity, and the dopant atoms
are assumed to be fully ionized. A further simplification
is the assumption of abrupt depletion regions. This model
was used by Seto [11], based on earlier work by Kamins [12]
a nd Choudhury and Howe r [13]. These assumptions give rise
to a charge distribution as shown in Figure 2.1.
The potential across the grain boundary and the grains
can be f 0 u n d by sol v i ngPo iss 0 n I sequ a t ion ( Eq u a t ion 2. 14 )
in one dimension.
16
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(2.14)
Figure 2.1: Model of Polycrystalline Silicon Thin Film
,
F, \m
-n..ic..\c;nt.ss
tsi
(0.) S c.h e.rnotic.
~Jfit
'I
", Jr-
1
~W---7/
.. -
r
I -,
0 -~N1)
-L L
".-
' ..... _------""
, "
" .-
.... _------_ ...
Ec.
, .. Ei=
,
'- - - -----1:;.
----Ev
-L 0 L j
(c\ f ner'"j 1 IJ and DiwJr'"Qrn
17
The die I e c t ric con s tan t €oSI i s g i v e n by the die I e c t ric
constant of silicon times the permittivity of free space.
The charge density p in the grains is given by Equation
(2.15) if the grain is depleted of mobile carriers, and zero
where the grain is not depleted. In Equa t ion (2.15), q is
the electronic charge and No is defined above.
p (2.15)
The potential in the grains as a function of position,
given that the grains are fully depleted is given by
Equation (2.16),
V(y) qNo (l )2 V
- Y + 02~Si (2.16)
and the potential across the grains with the condition that
the grains are not fully depleted, and the traps in the
grain boundary are completely filled is given by
Equation (2.17).
V(y) qNo 2 + Vo-y2Esi
l L Ntt2 2No
18
(2.17)
(2.18)
In Equations (2.16) through (2.18), is the distance
from the c e nt e r 0 f the g r a i n tot he e dge 0 f the de pIe ti 0 n
region, L is the grain width, Vo is the potential of the
conduction band with regard to the intrinsic Fermi level and
y is distance across the grain. I n Eq ua ti 0 n ( 2 • 16 ), lis
given by Equation (2.18), and in Equation (2.17), l is equal
to zero. These equations can be used to find the grain
boundary barrier height Vbh , given by Equation (2.19) when
No < N· and by Equation (2.20) when No > ~, where N· is the0 0
dopant density at which the traps are completely filled and
the grains are entirely depleted. If No is greater than N;,
then the traps are completely filled and the grains are only
partially depleted. If No is less than N;, then ~he traps
are partially filled and the grains are completely depleted.
Vbh
qL2 No
- 8~Si
Vbh
q2N~t
8~SiND
(2.19)
(2.20 )
,
If Equations (2.19) and (2.20) are used to find the
barrier height as a function of doping, it is seen in
Figure 2.2 that the barrier height increases to a maximum
level when the grain boundary traps are just completely
filled and the grains are fully depleted. After that point,
increased grain doping causes a hyperbolic decrease in the
height of the barrier height [11].
19
Figure 2.2: Grain Boundary Barrier Height vs. Doping
N:k
D
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The arguments presented above apply to doped
(extrinsic) si I icon. In the case of undoped silicon (or
r
extrinsic silicon with a large gate bias) the donor density
No may be replaced by the carrier density generated by
application of a gate bias on the MOS capacitor formed by
the gate and conduct ion channe 1. The derivation suggests
that the grain boundary height should increase with gate
bias until a point is reached where the grains are fully
depleted and the grain boundary traps are completely filled,
then the barrier height should decrease.
2.3 Trap Density Measurements
2.3.1 Levinson's Theory
Several of the assumptions used in the previous
sections on the height of the grain boundary will also be
used in this section. Specifically, the channel is assumed
to consist of oblong grains of silicon, all of length L in
the y direction; the interior of each grain resembles
single-crystal silicon; the boundary between grains is a
disordered region of negligible width; and the traps in the
grains are located at a single level near the center of the
bandgap.
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The barrier height at the grain boundary has been shown
to be given by Equations (2.19) and (2.20). This barrier
height corresponds to an activation energy for conduction to
occur in the channel region. This leads to a form of the
drain current in which the mobility is replaced by an
activated mobility fJ.eff' as in Equation (2.21). It is
possible to find the trap density Nit from a plot of drain
current vs. gate bias, with the drain bias held constant. '
fJ.eff
-E"h
fJ.o e kT (2.21)
Levinson's theory is based on the assumption that when
the nurnbe r 0 f car r i e r sindu c e d by the b i a son the gat e i s
much larger than the dopant concentration in the film, then
the do pan t den sit Y ND can be rep I ace d by NG / t Si , wher e NG i s
the number of carriers induced by the gate bias and t Si is
the thickness of the TFT cha nne I . This leads to
Equation (2.22) for
boundary.
the barrier height at
- q2N~t t Si
8E.SiNG
the grain
(2.22)
The drain current is given by Equation (2.23), so
sub s tit uti n g the val u e s 0 f Ebhan d NG i n t 0 Eq u a t ion ( 2 . 23 )
g i ve s Eq u a t ion (2.24). The on I y pa'rame t e r in this
expression is Nu , the trap state density.
22
-Et,h
10 TVGqJ,loVoCoxe kT (2.23)
(2.24)
The expression for the drain current may be manipulated
to find N tt , given 10 and VG • There sui ting ex pre s s ion i s
shown in Equation (2.25). I n Equa t ion ( 2 . 25 ), the gat e
voltage VG is replaced by the 'effective' gate voltage: the
gate voltage minus the threshold voltage.
(2.25)
Equation (2.25) represents In[Io/(VG - Vt )] as a linear
function of lI(VG - Vt ), with a slope whose value depends on
the trap density. I fin [ 10 I (VG - Vt) ] i s p lot ted a ga ins t
lI(VG - Vt ), then N!t can be extracted from the square root
of the slo~e of the plot.
2.3.2 Proano's Modifications
R. E. Proano et al [r6] slightly modified the theory
genera ted by Levi nson et al. Levinson's theory assumed that
23
the thickness of the conductive channel was the same as the
thickness of the semiconductor film. Proano, using a
simplification of the MaS capacitor theory (replacing the
hyperbolic sine function in Equation (2.4) with an
exponential function) determined that the channel thickness,
defined as the depth containing eighty percent of the charge
induced by the gate bias, is sometimes as much as an order
of magnitude less than the thickness of the film. Without
modifying any other portion of the theory, this leads to
much higher estimates of the trap density in the film.
The second modification in Proano's theory is the
replacement of the threshold voltage Vt with the flatband
voltage Vffi. Proano defines the flatband voltage as the gate
bias corresponding to a minimum in the drain current, with
the drain potential held constant. This definition is valid
if the drain current is limited by the resistivity of the
channel, rather than by the leakage current across the p-n
(or p-i) junctions at the source and drain.
To derive the channel thickness as a function of the
gate bias, the simplification is made that minority carriers
(holes for an n-type MOSFET) may be neglected in the
calculation. This simplification means that the model is
only valid when the transistor i s in the ON state.
Equations (2.26) and (2.27) show the Poisson's equation in
24
the x-direction thus generated.
q¢
p poekT
q¢
d2q> -poekT
dx2 €Si
(2.26)
(2.27)
Equation (2.27) has a solution of the form shown in
Equation (2.28).
The next step is to find values for the constants ~ and
~. To find the value for ~,
(2.28)
it is necessary to
d iff ere n t i ate Eq u at ion ( 2 . 28) t wi c e wit h res pe c t to x. The
resulting value of d2q>/dx2 is equated to the value of d2q>/dx2
in Equation (2.27). This gives Equation (2.29) below.
2kT€si
qpo (2.29)
To find the value for ~, it is necessary to use the
rei at ion t hat the tot a I c h a r g e i nthe f i 1m (f r om x = 0 to
x = 00) must be equal in magnitude but opposite in sign to
the charge on the gate. This gives Equation (2.30) below.
ESiy I
-- Gt ox
(2.30 )
Integrating Equation (2.30) and solving for ~ gives Equation
(2.31) below. Th i s val u e 0 f ~ d iff e r s from Proan 0 's val u e
b f coxy a factor 0 £SI'
( -2kT) (tox) (~ox)q VG' ~Si (2.31)
Having found the values for Cz and ~, it is now
po s sib 1e t 0 fin d the c han ne 1 t h i c k nesst ch • The a s sump ti on
here --c.cts" that the channel thickness is the thickness
containing eighty percent of the gate charge. The cha nne 1
thickness is found by integrating the charge density with
res pe c t t 0 x. TheresuI tis g i ve n i n Eq u a t ion (2. 3 2 ) . Th i s
differs from Proano's result by a factor of ~.
where
8kTtoxESi
qVG'Eox
(2.32)
(2.33)
The other correction to Proaiio's theory is the assumed
charge density in the channel region. Because the channe 1
region is assumed to be the region containing 80 % of the
charge, the average charge density must be calculated as
80 % of the total charge on the gate.
26
ProanoSs theory shows that the effective channel
thickness is inversely proportional to the gate bias.
Substituting t~ for t~ in Equation (2.25) changes the
equation from a linear function .in (VG - VFS)-l to a linear
fun c t ion i n (VG VF~-2, as shown in Equation (2.34).
27
(2.34)
Chapter 3: Experimental
3.1 Sample Preperation
3.1.1 Fabrication
The nMOS and pMOS processes used to fabricate the TFT's
for this research are essentially similar to processes used
to fabricate single-crystal TFT's.
processes can be found in Reference 14.
Detai'ls of these
The samples used for this research initially had a
polysilicon thickness of 1100 A, and the wafers with CVD
gate dielectrics had
measured. The wafers
the same thickness when
with thermal gate oxides
they were
had oxide
thicknesses of 1000 A, so had polysi 1 icon channel thick-
nesses of 650 A. Wafers #9 and #10 had wet thermal oxide
grown at 850·C and dry thermal oxide grown at 950 ·C,
respctively. Wafer MBIOP had a PECVD oxide 1000 A thick.
3.1.2 Post-Fabrication Processing
After the samples were fabricated, they were annealed
i n form i ng gas (H2 and N2 ). The wafers were then broken
into several pieces, some of which were treated in a
hydrogen plasma for various
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times and at different
temperatures.
3.2 Measurement Setup
The Measurements for this work were taken using
Hewlett-Packard 4145A and 4145B Semiconductor Parameter
Analyzers, which were controlled by a Hewlett-Packard
computer running HP's TECAP program. The measurements were
performed on a temperature-controlled stage, in a I ight-
tight box.
The measurement data were stored on HP media, then
transferred to IBM-PC compatible format for analysis. All
the programs used for data trap density extraction were
written using Microsoft QuickBASIC for the PC-compatible.
For trap density measurements, the source of an nMOSFET
(or drain of a pMOSFET) was tied to ground, and the drain
(or source) was held at a constant voltage, 100 mV in
magnitude. The gate bias was then swept from 0 V to 15 V in
101 equal steps. The drain current was measured and
recorded for each value of gate voltage.
3.3 Trap Density Extraction Programs
The programs used for trap state density extraction
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were written based on the equations for Nit from Chapter 2.
Each program is designed to read in a data file of drain
current measurements and use the drain current data in
conjunct ion wi th other information from the user to
calculate values for the trap state density.
3.3.1 Program LEVIN
This program (a complete listing is found in Appendix
B) accepts a set of parameters from the user (si 1 icon fi 1m
thickness, gate oxide thickness, temperature, flatband
voltage, name and directory of input data file, name and
directory of output data file and width to length ratio) and
cal cui ate san a r ray 0 f X val u e s (t henat u r a 1 log a r i t hm 0 f
the drain current Id divided by the gate volta.ge Vg) and an
array of Y values (the drain current divided by the
difference between the gate voltage and flatband voltage).
Th e pro g ram c a I cui ate s the cor rei a t ion co e f f i c i e n t r
for the Y vs. X function, and if r 2 is greater than 0.95 the
program calculates a single value for the trap state density
and a single value for the mobility. If r 2 is less than or
equal to 0.95 then the program calculates the slope and
extrapolates the Y-intercept at each point of the curve
(except the first and last) and calculates a value of trap
state density and mobility for each point. The trap density
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is calculated from the slope of the line, and the mobility
(~o) is calculated from the V-intercept.
3.3.2 Program PROANO
This
above.
program is simi lar to
The essential difference
program LEVIN,
is that it
described
calculates
mobility and trap state density based on the corrected
version of Proafio's theory. Because this theory does not
use the silicon film thickness as a parameter, it is not
requested as user input. The program calculates the Y
values in the same way as program LEVIN, but calculates X
from the square of the inverse of the gate voltage.
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Chapter 4: Results and Discussion
4.1 Pre-Hydrogenation Samples
4.1.1 Wet Gate Oxide
Wafer #9 was prepared with a wet thermal gate oxide, at
850°C. Prior to the plasma treatment, this wafer showed a
stable value of Nit as a function of gate voltage. Some
typical values for trap state density and mobility are given
in Tables 4.1 and 4.2 in the following sections.
4.1.1.1 Levinson's Theory
is much greater than
A typical graph of Nit as a function of VG for
wafer is shown in Figure 4.1 on the following page.
values of Nit are much lower in the subthreshold region,
Levinson's theory is not valid in this region, because
numberthe 0 r y i s de pen den ton the ass ump t ion
carriers induced by the gate potential
that the
this
The
but
the
of
the i n t r ins i cor ext r ins icc a r r i e r con c e n t rat ion. I nthe ON
state, where the model is meant to be applicable, the trap
density remains constant as gate bias increases.
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Figure 4.1: Trap State Density vs. Gate Voltage
Wafer #9 (Wet Gate Oxide), Levinson's Theory
Pre-Hydrogenation
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Table 4.1: Typical Nit and fJ,o values
(Levinson's Theory, Wet Oxide, Pre-Hydrogenation)
WIL fJ,o ( cm2 y-1 S-l) Ntt (cm-2 )
1 1. 12 7.32XIOll
2 1. 19 7.39Xl011
2.5 0.522 7.55Xl011
4 1. 52 7.19XI011
5 0.525 7. 47X 1011
10 0.535 8.83XI011
4.1.1.2: Proano's Theory
If Proano's theory (as modified in Chapter 3) is
applied to the same data, the results are somewhat
different. The data which produced a linear function when
interpreted according to Levinson's model produce a less
linear function when interpreted according to Proano's more
comp 1ex mode 1 . In this case, the square of the coefficient
of regression was less than 0.95 in most cases, and so the
program used to calculate N tt and fJ,o did not produce a single
value for each parameter. A graph showing N tt for a typical
data file is shown in Figure 4.2 on the following page. The
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Figure 4.2: Trap State Density VB. Gate Voltage
Wafer 19 (Wet Gate Oxide), Proano's Theory
Pre-Hydrogenation
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measurement noise is more evident in this graph than in the
graph of Figure 4.1, which was produced using Levinson's
mode I. A set of typical values for N tt and fJ.o is shown in
Ta b I e 4.2 be low. These values were calculated by relaxing
the threshold value for r 2 to allow the program to calculate
a single value for each parameter.
Table 4.2: Typical Ntt and fJ.o values
(Proano's Theory, Wet Oxide, Pre-Hydrogenation)
W/L fJ.o ( cm2 y-I S-I) Nit (cm-2 )
1 0.0334 7.00XI011
2 0·,0347 7.09XI011
2.5 0.0144 7.27Xl011
4 0.0474 6.93Xl0 11
.....----..
5 0.0149 7.17XI011
10 0.0104 7.14X10 11
Wh i 1e the t rap s tat e densitY val u e s pro du c e d by t his
model are similar to the values produced by the simpler
model, the mobility values are an order of magnitude lower.
4.1.2 Dry Thermal Gate Oxide
Wafer #10 had a dry thermal gate oxide, grown at 950 DC
36
to a thickness of 1000 A. This wafer also had a polysilicon
channel thickness of 650 A.
4.1.2.1: Levinson's Theory
Some typical trap state densities and mobilities are
shown in Table 4.3 below. The trap state density and
mobility values are similar (within an order of magnitude)
to those of Wafer #9 (wet gate oxide), although the
mobilities are higher and range more widely. The values of
Nit varied a bit more than for the wet gate oXide, as
illustrated in Figure 4.3.
Table 4.3: Typical Nit and /1.0 values
(Levinson's Theory, Dry Oxide, Pre-Hydrogenation)
W/L /1.0 ( cm2 y-l S-I) Nit (cm-2 )
1 21.5 1.56X1012
2 2.50 1.17X1012
2.5 8.67 1.42X1012
4 3.59 l.l4X1012
5 18. 1 1.55Xl012
10 21.6 1.48XI012
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Figure 4.3: Trap State Density vs. Gate Voltage
Wafer #10 (Dry Gate Oxide), Levinson's Theory
Pre-Hydrogenation
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4.1.2.2 Proano's Theory
When Proano's model is applied to the wafer with a dry
thermal gate oxide, the relation between In[Io/(VG - V,s)] and
1fthe d a t a from Wa fer :If: 10 i s
interpreted according to Proano's model, the result is a
function of Nit whi~h monotonically increases with increasing
VG • A typical graph of this relation is shown in Figure 4.4
on the following page. When outlying points generated by
measurement noise are removed from the data, typical maximum
values of N tt and fJ.o which result are shown in Table 4.4
below. The maximum values of N tt generated by this theory
are close to those generated by Levinson's theory, but the
mobility values are orders of magnitude less.
Table 4.4: Typical Maximum Nit and fJ.o values
(Proano's Theory, Dry Oxide, Pre-Hydrogenation)
\.IlL f..lo (cm2 y-1 S-1) Nit ( cm-2 )
1 0.277 4.16Xl012
2 0.300 3.90XI012
2.5 0.287 4.03XI012
4 0.387 3.78Xl012
5 39. 1 4.78Xl012
10 19.1 4.08Xl012
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Figure 4.4: Trap State Density vs. Gate Voltage
Wafer #10 (Wet Thermal Gate Oxide), Proano's Theory
Pre-Hydrogenation
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4.1.3 PECVD Gate Oxide
4.1.3.1 Levinson's Theory
Wafer MB10P, with a gate oxide thickness of 1000 A and
a polysilicon thickness of 1100 A, showed an increase in
trap state density in the OFF-state region, followed by a
decrease in Nit after a peak. This behavior, similar to the
behavior of hydrogenated samples, is illustrated in Figure
4.5 on the following page. Typical maximum values of Nit and
~o are tabulated in Table 4.5 below. The mobility values for
this process are much higher than those for either of the
other processes before hydrogenation.
Table 4.5: Typical Maximum Nit and ~o values
(Levinson's Theory, PECVD Oxide, Pre-Hydrogenation)
W/L lJ,o (cm2 y-l S-I) Nit (cm-2 )
1 55.9 5.95X1011
2 51.3 5.24X1011
4 59.3 6.01X10 11
5 51.2 5.39X1011
10 48. 1 5. 88X lOll
20 59.9 4.08X1011
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Figure 4.5: Trap State Density vs. Gate Voltage
Wafer MB10P (PECVD Gate Oxide), Levinson's Theory
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4.1.3.2 Proano's Theory
The samples with the PECVD oxide, when analyzed with
Proano's model, show a trap state density function with a
'hump' similar to the function seen with plasma-treated
thermally oxidized samples. The t rap s tat e den s i ti e s are
lower than the trap state densities calculated for
thermnally oxidized wafers, and the calculated mobilities
are higher than the mobilities calculated for thermally
oxizized wafers. Typical values for Nit and /-La are shown in
Table 4.6 and a typical graph showing the relation between
gate voltage and trap state density is shown in Figure 4.6.
Table 4.6: Typical Maximum Nit and /-La values
(Proano's Theory, PECVD Oxide, Pre-Hydrogenation)
W/L /-La (cm2 y-1 S-l) Ntt (cm-2 )
1 1. 80 1.37XI012
2 1. 50 1.45XI012
4 1. 87 1.39XI012
5 1. 99 1.21Xl012
10 1. 67 1.28XI012
20 2.01 1.29Xl012
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Figure 4.6: Trap State Density VS. Gate Voltage
Wafer MB10P (PECVD Gate Oxide), Proano's Theory
Pre-Hydrogenation
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4.2 Post-Hydrogenation Samples
4.2.1 Wet Gate Oxide
4.2.1.1 Levinson's Theory
Wafer #9 after hydrogenation at 290 ·C for 90 minutes at
a power density of 1 W/cm2 showed a markedly reduced trap
state density, and an increase in mobilility. After
hydrogenation, the trap state density was no longer almost
constant as a function of gate voltage, so the trap density
is calculated as a function of gate voltage as shown in
Figure 4.7 below. This 'hump' is typical of the results of
the hydrogenated samples. Typical maximum values for the
trap state densities and mobilities after hydrogenation are
summarized in Table 4.7 below.
Table 4.7: Typical maximum Nit and /lo values
(LeVinson's Theory, Wet Oxide, Post-Hydrogenation)
W/L /lo ( cm2 y-l S-I) Nit ( cm-2 )
1 24.5 2.58Xl0 11
2 25.1 2.54Xl011
2.5 19.7 2.39XI011
4 25.2 2.44XIO ll
5 17 . 1 2.38XI011
10 25.8 2.70XI0 11
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Figure 4.7: Trap State Density ys. Gate Voltage
Wafer #9 (Wet Gate Oxide), Levinson's Theory
Post-Hydrogenation
N
N
o
o
o
+
w
o
o
o
I
I
1--).....---- ,
L-----L------v------~(
-
I I I
~ ~ r- r- ~ r- r- 0 0 0
~ r- r- r- ~ r- ~ ~ r- r-
+ + + + + + + + + +
W W W W W W W W W W
0 LO 0 LO 0 LO 0 0 0 0
LO C\J 0 ~ LO C\J 0 LO 0 LO
N N N r- ~ 0r- r- ~ LO N
( ClIO) -(1~SUda dl-lJ.tS dlCUl
'l.-
46
4.2.1.2 Proano's Theory
As is the case for the data interpreted according to
Levinson's model, when the drain current data for Wafer :11:9
after hydrogenation is interpreted according to Proano's
model, it shows a large decrease in trap state density and
an increase in mobility. For the post-hydrogena t i on case,
the drain current-gate bias relation did not show a linear
relation between .In[Io!eVG - VFS)] and eVG - VFB)-2. Rather, Nit
as a function of VG had the same parabol ic shape as it had
according to Levinson's model. Table 4.8 below shows
typical maximum values for trap state density and mobility
as calculated from Proano's theory. Figure 4.8 shows a
typical trap state density vs. gate bias relation.
Table 4.8: Typical maximum Nit and lJ.o values
(Proano's Theory, Wet Oxide, Post-Hydrogenation)
W/L lJ.o ( cm2 y-l S-I) Nit (cm-2 )
1 6.61 6.49X1010
2 7.09 7.42X10 10
2.5 6.20 6.10XI0 1O
4 7.79 7.35XI01o
5 5.63 7.39XI0 1o
10 6.66 9.57X10 10
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Figure 4.8: Trap State Density vs. Gate Voltage
Wafer ~9 (Wet Gate Oxide), Proano's Theory
Post-Hydrogenation
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The mobil i ty as calculated using Proa no's mode I
increased dramatically with the plasma treatment. The
change is on the order of two orders of magni tude compared
to the pre-treatment samples.
4.2.2 Dry Gate Oxide
4.2.2.1 Levinson's Theory
Wafer #10 showed a drop in trap state density and an
increase in mobility similar to those shown by Wafer #9 with
the hydrogenation process. The trap state density for Wafer
#10 after hydrogenation was not a constant function of gate
voltage, but a roughly parabolic function similar to the
functions of .Nit vs. VG of Wafer #9 after hydrogenation.
Figure 4.9 shows this function. Table 4.9 shows typical
maximum values of Nit and 11-0 after hydrogenation.
Table 4.9: Typical maximum .Nit and 11-0 values
(Levinson's Theory, Dry Oxide, Post-Hydrogenation)
WIL 11-0 (cm2 y-l S-I) .Nit (cm-2 )
1 37.9 2.80XIO ll
2 37.6 1.86XIO ll
2.5 37.4 2.30XIO ll
5 38.6 2.54XIO ll
20 41.4 1.23XI011
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1In this case, Levinson's model holds up well, for most
of the data files. The data files are noisier than the pre-
hydrogenated samples, which leads to the lower coefficients
of correlation. Figure 4.9 shows the increased noise, but
shape similar to the pre-hydrogenated samples.
4.2.2.2 Proano's Theory
The model completely breaks down in this case. This
model was unable to calculate any values for Nit or lJ.o from
the data files for Wafer 110 after hydrogenation.
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Figure 4.9: Trap State Density vs. Gate Voltage
Wafer 110 (Dry Gate Oxide), Levinson's Theory
Post-Hydrogenation
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Chapter 5: Conclusions
5.1 Effects of Hydrogenation
5.1.1 Wet Gate Oxide
5.1.1.1 Levinson's Theory
Wafer #9 showed a marked change in performance with the
hydrogen plasma process. The maximum trap state density
dropped from 1.37XI012 to 2.37XIO ll wi th the plasma
treatment. The mobility values for this wafer increased by
roughly an order of magnitude.
While the wafer prior to hydrogenation showed a nearly
constant trap state density as a function of gate voltage,
after the plasma process the trap state density was a strong
function of gate voltage, wi th a shape resembling a
parabola. This indicates that Levinson's model works well
for as-deposited polysilicon, but not for the same film
after the hydrogenation step. The increasing portion of the
curve can be attributed to the inherent limitations of the
model, specifically its requirement that the carrier density
in the film must be larger than the intrinsic carrier
density. Th e e qua 1Iy rap i d dec rea s e i nthe c a leu Iate d t rap
density cannot adequately be explained by this model.
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5.1.1.2 Proano's Theory
Proano's model indicated a decrease in trap state
density from a maximum of 7.27XI011 before hydrogenation to a
maximum of 9.57XI01o after hydrogenation and an increase in
mobility, similar to those indicated by Levinson's model.
The change in the shape of the trap state density vs. gate
bias was also similar to that found using Levinson's model,
but even more pronounced. This indicates that Proano's
model is also inappropriate for application to plasma-
treated wafers.
5.1.2 Dry Gate Oxide
5.1.2.1 Levinson's Theory
The effect of the hydrogenation treatment is similar to
the effect for the wet thermal oxide. The trap state
density is seen to decrease while the mobility increases
after treatment. The model does not work as well for the
a pp lie d . Log a r i t hm i c p lot s 0 f
for pre-treated and post-treated
plasma-treated transistors
sistors, but still can be
current
samples
vs. gate
show the
as
voltage
improvement
for
in
the
the
as-fabricated
performance of
tran-
the
transistor. It
p Ia sma are a b I e
is I ikely that
to passivate some
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the hydrogen ions in the
of the traps in the grain
boundaries. This is consistent with the model of the grain
boundaries as highly disordered regions with a large number
of dangling bonds and other imperfections [121. The data
presented in Figures 4.3 and 4.9 suggest that the,·t..rcaps are
monoenergetic in nature, and that many of them are
passivated by the hydrogen plasma treatment.
5.1.2.2 Proano's Theory
The model including the dependence of channel thickness
on gate bias breaks down with the plasma treatment. Any
conclusions drawn from this model regarding the changes
.:-
effected by the plasma treatment would be shaky at best.
5.2 Comparison of Models
5.2.1 Wet Gate Oxide
For wafer #9 prior to the hydrogenation treatment,
Levinson's theory shows a linear behavior over most of the
gate bias region studied. Th i sis ev ide nc e d by the linear
relation between and
pro du c e s a sing leva 1u e for .N"it and fJ,o rat her t han the s e r i e s
of values produced by the quadratic relation of Proaiio's
mode 1• This indicates that the assumption that the channel
thickness is equivalent to the film thickness is correct for
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this process.
5.2.2 Dry Gate Oxide
,7
Levinson's model works quite well for both the pre-
hydrogenation and the post-hydrogenation samples. In both
cases, the model shows a quickly increasing value of .Nit with
increasing gate voltage in the subthreshold region, and a
fairly constant value of .Nit in the ON state. This indicates
that the model of a monoenergetic trap distribution in the
grain boundary is valid.
5.2.3 PECVD Oxide
The model proposed by Levinson et al is not appropriate
.J
for oxides deposited by PECVD. The peak and gradual
decrease in the calculated value of .Nit with increasing gate
bias attest to the inadequacy of this model.
The similarity between PECVD-oxidized samples and
hydrogenated thermally oxidized samples suggests that the
hydrogen content of the reagent gases in the CVD system acts
to passivate the silicon film as the gate oxide is being
grown, although less effectively than the hydrogen plasma.
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5.3 Suggestions for Further Work
The evident passivating property of the PECVD oxidation
system, combined with its low-temperature nature suggests
that more work should be done in this area to optimize the
process for passivating polysilicon. This work could have
important ramifications for the future of active-matrix LCD
systems, which require both fast transistors and a low-
temperature process. If the gate oxidation and the poly-
silicon annealing can be done at the same time, the required
processing can be done with fewer high-temperature cycles.
To understand better the differences between the
thermal oxides and PECVD oxides on polysilicon, it would be
helpful to run some experiments with MOS capacitors in poly-
silicon thin films. A better understanding of the trade-
offs between trap state density at the Si/SiOz interface and
the passivation of the traps in the grain boundaries could
be gained by such expriments.
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Appendix A: Electrical Setup
The thin-film transistors were measured with a Hewlett-
Packard 4145B Semiconductor Parameter Analyzer, controlled
by a Hewlett-Packard personal computer running the program
TECAP (Transistor Electrical Characterization and Analysis
Program). Figure A.1 shows a schemat ic of this setup. The
TECAP program is accessed from the HP Pascal operating
system by eXecuting the command TECAP.OUT. This command
wi I I loa d the TECAP prog ram i ntomem0 r y and s tar t ex e cut ion
of the program.
When the program starts, it will check for the presence
of measurement and output devices. If any of the necessary
devices are not present, it is necessary to exit TECAP, shut
off the system, connect the devices and reboot the system.
The TECAP measurement setup NIT was designed for this
type of measurement. This setup holds the source at ground
potential, the drain at a constant voltage (0.1 V for .N'tt
measurements, or 5 V for VFB measurements) and the gate is
swept from 0 V to 15 V in 101 steps. The setup lacks a
ocnnection for the substrate or body of the transistor; this
connection was intentionally omitted because a TFT has no
body ocnnection.
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The wafers were held on a temperature-controlled stage
stereo microscope
in a light-tight box
measurements. Thi s box
known as
contains a
the 'tank' for all
head
a nd a vacuum chuck connec ted to a tempe ra t ure cont ro 11 er •
The stage temperature was set using the thumbwheels (which
read in degrees Celsius) on the temperature controller. The
wafers were placed on the stage, and microscope slides were
arranged on the chuck around the wafers or wafer pieces to
allow vacuum to hold the wafer samples in place. To ensure
that the wafers were dry throughout the measurement, N2 was
blown over the wafers while the measurements were in
progress.
The output from each measurement was written to a file
on a floppy disk, in LIF format. The file names constisted
of the number of the wafer, the letters PH for a measurement
on a post-hydrogenated sample, the temperature (in ·C) and a
letter designating the order in which the measurements were
taken. Thus, the first measurement on wafer number 10 after
hydrogenation was stored in the data file 10PH27A, since the
measurement was done at 27 ·C.
After
translated
the
from
measurements
HP forma t to
are recorded,
IBM-PC format.
they
The
were
SWAP
program running on a PC-compatible was used for this
purpose. The data files were read from the HP disk and
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wr itt e n t 0 a PC dis k . The PC files were then read into a
word processing program and rewritten to a disk because they
had only carriage return characters at the end of each line,
and no line feeds. ihe word processing program (PFS:
Professional Write) ensured that the programs could be read
by any PC program.
The first thirty-seven lines of the files contain
information about the conditions under which the measurement
was taken. The data includes the settings of the HP-4145
SMUs (Signal/Measurement Unit). These lines were deleted
prior to manipulation with the programs described in
Appendix B.
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Figure A.l: Electrical Setup Schematic
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Appendix B: Data Analysis Programs
B.l: Program LEVIN
The QuickBASIC program LEVIN. reads a data f i 1e
containing drain current data that has been generated and
modified as described in Appendix A. The program generates
trap state density data given the drain current and a set of
parameters entered by the user after the program starts.
The program runs on any IBM-PC or compatible with a
single disk drive, although it is preferable to have two
floppy disk drives or a hard drive.
required.
No graphics adapter is
The program (LEVIN.EXE) is run from the DOS prompt by
entering the command LEVIN. The program will start, and
prompt the user for the set of parameters it requires to
run. Th e un its 0 f the par ame t e r s will a p pea r wit h the
prompts: all distances or thicknesses are entered in centi-
meters, all potentials are entered in volts, the operating
temperature is entered in degrees Celsius and the width to
length ratio of the transistor is unitless. The program
will also prompt for the data directories where the input
and output data files is stored and the input and output
data file names. These file and directory names must follow
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DOS nami ng convent ions. If the fi les are not on the same
disk as the LEVIN program, then the disk name must be
included in the directory names. The program has certain
default values for all of these values. To accept the
va lues, hit the <RETURN> or <ENTER> key. To ente r zero for
a parameter, it is necessary to use a very small number such
as 10-10 to avoid the program's using the default value.
After a 11 the da ta has been entered, the program wi 11
display all the data the user has entered. The data will be
displayed in the units in which it was entered, and lengths
will also be displayed in Angstroms. The operating temper-
ature will also be displayed in Kelvins. The program wi 11
prompt for a Y or N re~ponse to determi ne whether a 11 the
parameters and file names are correct.
indicates that all the data are acceptable.
A <Y> response
I f the <N> key
i s pre sse d , the pro g ram wi IIp r omp t for all the da t a a g a in.
This time, the defualt values will be replaced by the values
entered the first time. To accept these values the user
hi ts the <RETURN> key a t each prompt.
The prog ram c a I cuI ate s a val u e a f X and a val u e a f Y
for each data point. The X and Y values for each point are
calculated as shown in Equations (B.1) and (B.2). A va 1ue
for the coefficient of regression r is calculated for the
set of data. If r 2 is greater than 0.95, then the program
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c a I cui ate s [ us i ng Eq ua ti 0 ns (B. 3 ) t h r 0 gh (B. 6 ) ] a sing I e
value of trap state density and a single value of mobility.
X(n) = 1/(Vg - Vfb) (B.l)
yen) = LOG(Id(n)/(Vg - Vfb» (B.2)
slope =101*sumXY - sumX*sumY (B.3a)
slope = slope/(101*sumX2-sumX*sumX) (B.3b)
intercept = sumY/lOl - slope*sumX/lOl (B.4)
muO = EXP(slope)/(WoverL*Cox*Vg) (B.5)
In the above equations, Vg is the gate voltage, Vfb is
the f 1a t ban d vol tag e , s lope i s the s lop e 0 f the 1i ne, s umX
is the sum of the X values, sumY is the sum of the Y values,
sumXY is the sum of the products of the X and Y values, sum
Xl is the sum of squares of the X values, WoverL is the W/L
ratio of the transistor, Cox is the gate capacitance,
kToverq . kT1 S q' esi is the dielectric constant of silicon and
Tsi is the silicon film thickness. The functions LOG and
EXP represent the natural logarithm and exponential
functions, respectively. Equations (B.3a) and (B.3b) are
separated to ensure that the code would fit onto an 80-
column screen.
If·· t-h e val ue 0 f r 2 i s 1esst han O. 95 the nthe pro gram
calculates a value of trap state density for each value of
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gate voltage (except the first and last) based on the slope
of the graph of Y as a function of X at each point, and a
value for mobility based on the calculated Y intercept of
the function at each point. This output will be written to
the data file specified by the user. Th,e output is in ASCII
I
format, so it can be imported into Lotus 1-2-3, Borland
Quattro, or other spreadsheet or graphing programs. The
calculations for this case are similar to those above,
except that the slope is calculated from the average of the
slopes between the nth point a.nd the n + 1st a.nd n - 1st
points.
Figure B.1 is a listing of the QuickBASIC source code
for program LEVIN.
B.2 Program PROANO
This program works in a fashion similar to LEVIN,
descr i bed above. The program accepts user input, excluding
the polysilicon film thickness, and if the square of the
regression correlation coefficient is greater than 0.95
then the program writes a value of trap state density and a
value of mobility to the screen. Otherwi se, the program
writes the coefficient of correlation to the screen, and
creates a data file containing the calculated values of
mobility and trap state density.
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The primary differences between PROANO and LEVIN are
how the Y values and Nit values are calculated. PROANO uses
equations (B.2a) and (B.6a) to calculate these values.
yen) = LOG(Id(n)*(Vg - Vfb)--2
Nit = SQR(-slope*O.8)*Cox/q
(B.2a)
(B.6a)
Complete source code for this program is found in
Figure B.2.
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Figure B.1: Program Listing for Program LEVIN.BAS
REM Program to find Nit from Id vs. Vg Data
REM The program will calculate the "average" potential in the grain from
REM the "average" charge in the grain, and then use Levinson's theory
REM to find the trap density.
REM Define constants
CONST q = 1.602E-19, koverq = 8.617E-05, qoverk = 116041, k = 1.3807E-23
CONST eO = 8.8542E-14, esi = 11.9 • eO, eox = 3.9 • eO, ni = 1.04E+I0
REM Dimension arrays
DIM m(l TO 101), Id(l TO 101), X(l TO 101), Y(l TO 101), Vbh(l TO 101)
REM Provide for error handling
REM ON ERROR GOTO 1000
REM Accept user input
10 CLS
IF T = 0 THEN dummy = 300 ELSE dummy =T
PRINT "Temperature (K) ["; dummy; .. ] ";
IF T = 0 THEN T = dummy
INPUT T
IF WoverL = 0 THEN dummy = 10 ELSE dummy = WoverL
PRINT "W over L ratio (unitless) ["; dummy; "] ";
IF WoverL = 0 THEN WoverL = dummy
IF Vgmax = 0 THEN dummy = 15 ELSE dummy = Vgmax
PRINT "Maximum Gate Voltage (V) ["; dummy; "] ";
IF Vgmax = 0 THEN Vgmax = dummy
INPUT WoverL
INPUT Vgmax
IF Vd = 0 THEN dummy = .1 ELSE dummy = Vd
PRINT "Drain Voltage (V) ["; dummy; ..] ";
IF Vd = 0 THEN Vd = dummy
INPUT Vd
ELSE dummy = VfbIF Vfb = 0 THEN dummy =-1.25
PRINT "Flatband Voltage (V)
IF Vfb 0 THEN Vfb = dummy
["; dummy; "] ft • •, . INPUT Vfb
IF Tsi = 0 THEN dummy = .0000065 ELSE dummy = Tsi
PRINT "Poly-Si Thickness (em) ["; dummy; .. ] "; : INPUT Tsi
IF Tsi 0 THEN Tsi = dummy
IF Tox 0 THEN dummy = .00001 ELSE dummy = Tox
PRINT "Gate Oxide Thickness (em) r"; dummy; .. ] "; INPUT Tox
IF Tox = 0 THEN Tox = dummy
IF indir$ = "" THEN dummys = "data" ELSE dummys
PRINT: PRINT "Directory With Input Data Files
INPUT indir$
IF indir$ = ".. THEN indir$ = dummY$
indir$
"; dummY$; " ] ";
IF infile$ = .... THEN dummY$ = "'I27a.dat" ELSE dummy$
1>8
infiles
PRINT "File Containing Input Data ["i dummY$j .. ] "j
IF infile$ = "" THEN infile$ = dummY$
INPUT infile$
IF outdir$ = .... THEN dummY$ = "a:data" ELSE dummY$ = outdir$
PRINT "Directory With Output Data Files ["j dummY$j II ] "j
INPUT outdir$
IF outdir$ = .H' THEN outdir$ = dummY$
IF outfile$ = .... THEN dummy$ = "927a.prn" ELSE dummY$ = outfile$
PRINT "0utput File Name [ .. j dummy$ j" .. j : INPUT outfile$
IF outfile$ = ".. THEN outfile$ = dummY$
=
... T; .. K",
=
... T - 273j II C",
=
... WoverL,
II. Vgmax; .. V..,
". Vdj .. V"I
II. Vfbj .. V"I
... Tsij .. em",
=
II. Tsi • lE+08; " A"I
=
II. Tox; II em",
infilename$ = indir$ + .. , .. + infile$
outfilename$ = outdir$ + .. , .. + outfile$
REM Verify user input
CLS
PRINT .. Temperature
PRINT II
PRINT .. Wover L ratio
PRINT "Maximum Gate Voltage
PRINT" Drain Voltage
PRINT" Flatband Voltage
PRINT" Poly-Si Thickness
PRINT ..
PRINT "Gate Oxide Thickness
PRINT" "j Tox • lE+08; II A"
PRINT" Input File "; UCASE$(infilename$)
PRINT" Output File II j UCASE$ (outfilename$)
PRINT PRINT "Is this correct (YIN)?";
20 okS = UCASE$(INKEYS)
IF okS = "N" THEN 10
IF okS <> "Y" THEN 20
o0: sumXY
PRINT II Y"
REM Calculate secondary constants
kToverq = koverq • T
qoverkT = qoverk I T
Cox = eox I Tox
dVg = Vgmax • .01
sumX = 0: sumY = 0: sumX2 = 0: sumY2
CLOSE #1: CLOSE #2
OPEN infilename$ FOR INPUT AS #1
FOR n% = 1 TO 101
INPUT #1, Id(n%)
X(n%) = 1 I (dVg • n% - Vfb)
Y(n%) = LOG(Id(n%) • X(n%»
sumX = sumX + X(n%)
surnY = sumY + Y(n%)
sumX2 surnX2 + X(n%) • X(n%)
BumY2 sumY2 + Y(n%) • Y(n%)
sumXY surnXY + X(n%) • Y(n%)
NEXT n%
r = 101 • surnXY - sumX • sumY
r = r I SQR«101 • surnX2 - sumX • surnXl • (101 • sumY2 - sumY • sumY»
r2 = r '" r
IF r2 > .95 THEN
slope = (101 '" sumXY - sumX '" sumY) / (101 '" sumX2 - sumX '" sumX)
intercept = sumY / 101 - slope '" sumX / 101
muO = EXP(intercept) / (WoverL '" Cox'" Vd)
Nit = sqrt(-slope '" 8 '" esi '" kToverq '" Cox / (q '" q '" Tsi»
PRINT "Trap State Density = "; Nit
PRINT "Mobi1i ty = "; muO
ELSE
PRINT "Regression Co~ffecient = "; r
PRINT "Writing Data io file "; outfilename$
OPEN outfilename$ FOR OUTPUT AS #2
FOR n% = 2 TO 100
mhigh = (Y(n% + 1) - Y(n%» / (X(n% + 1) - X(n%»
mlow = (Y(n%) - Y(n% - 1» / (X(n%) - X(n% - 1»
slope = .5 '" (mhigh + mlow)
IF slope < 0 THEN
intercept = Y(n%) - slope'" X(n%)
muO EXP(intercept) / (WoverL '" Cox'" Vd)
Nit SQR(-slope'" 8 '" esi '" kToverq '" Cox / (q '" q '" Tsi»
ELSE
muO = 0
Nit 0
END IF
PRINT #2, USING "###.####"; muO;
PRINT #2, USING " ##.##"A~A~"; Nit
NEXT n%
CLOSE #2
END IF
PRINT: PRINT: PRINT "Do it again (Y/N)?";
30 okS = UCASE$(INKEY$)
IF okS = "Y" THEN PRINT" Y": GOTO 10
IF okS <> "N" THEN 30
PRINT" N"
CLOSE #1
CLOSE #2
SYSTEM
1000 IF ERR 53 THEN
CLS
PRINT "File "; UCASE$(infilename$); .. does not exist."
PRINT "The available files in "; UCASE$(indir$); "are:"
FILES indir$ + "\"'."'''
PRINT "Press any key to continue"
ELSE
CLS
PRINT UCASE$("unrecoverable error #"); ERR
PRINT : PRINT "Press any key to continue"
END IF
1001 IF INKEY$ = .... THEN 1001
RESUME 10
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Figure B.2: Program Listing for Program PROANO.BAS
REM Program to find Nit from Id vs. Vg Data
REM The program will calculate the "average" potential in the grain from
REM the "average" charge in the grain, and then use Proano's theory
REM to find the trap density.
REM Define constants
CONST q =1.602E-19, koverq = 8.617E-05, qoverk = 116041, k = 1.3807E-23
CONST eO = 8.8542E-14, esi = 11.9 * eO, eox = 3.9 * eO, ni = 1.04E+10
REM Dimension arrays
DIM m(l TO 101), Id(l TO 101), x(l TO 101), Y(l TO 101), Vbh(l TO 101)
REM Provide for error handling
REM ON ERROR GOTO 1000
REM Accept user input
10 CLS
IF T = 0 THEN dummy = 300 ELSE dummy =T
PRINT "Temperature (K) ["; dummy; "] ";
IF T = 0 THEN T = dummy
INPUT T
IF WoverL = 0 THEN dummy = 10 ELSE dummy = WoverL
PRINT "W over L ratio (unitless) ["; dummy; "] ";
IF WoverL = 0 THEN WoverL = dummy
IF Vgmax = 0 THEN dummy = 15 ELSE dummy = Vgmax
PRINT "Maximum Gate Voltage (V) ["; dummy; "] ";
IF Vgmax = 0 THEN Vgmax = dummy
INPUT WoverL
INPUT Vgmax
IF Vd =0 THEN dummy = .1 ELSE dummy = Vd
PRINT "Drain Vol tage (V) ["; dummy; "] ";
IF Vd = 0 THEN Vd = dummy
INPUT Vd
ELSE dummy = VfbIF Vfb = 0 THEN dummy =-1.25
PRINT "Flatband Voltaqe (VI
IF Vfb 0 THEN Vfb = dummy
["; dummy; "] n • •, . INPUT Vfb
IF Tox = 0 THEN dummy = .00001 ELSE dummy = Tox
PRINT "Gate Oxide Thickness (em) ["; dummy; "] ";
IF Tox = 0 THEN Tox = dummy
INPUT Tox
IF indir$ = "" THEN dummy$ = "data" ELSE dummY$
PRINT : PRINT "Directory With Input Data Files
INPUT indir$
IF indir$ = "" THEN indir$ = dummY$
indir$
II; dummY$; " ] It;
IF infile$ = "" THEN dummY$ = "927a.dat" ELSE dummY$ = infile$
PRINT "File Containing Input Data ["; dummy$; " ] "; : INPUT infile$
IF infile$ THEN infile$ = dummY$
IF outdir$ = "" THEN dummY$ = "a:data" ELSE dummy$ = outdir$
PRINT "Directory With Output Data Files ["; dummY$; " ] ";
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INPUT outdir$
IF outdir$ =.... THEN outdir$ =dummY$
IF outfile$ = .... THEN dummY$ = "927a.prn" ELSE dummY$ =outfile$
PRINT "Output File Name [ .. j dummY$;" .. i : INPUT outfile$
IF outfile$. = '''' THEN outfile$ = dummY$
=
... T; .. K",
=
... T - 273; .. C",
=
... WoverL,
=
... Vgmax; .. V",
=
... Vd; " V",
... Vfb; .. V",
... Tox; .. em",
... Tox • 1E+08; " A",
=
... UCASE$(infilename$),
". UCASE$(outfilename$),
infilename$ = indir$ + .. , .. + infile$
outfilename$ = outdir$ + .. , .. + outfile$
REM Verify user input
CLS
PRINT .. Temperature
PRINT ..
PRINT .. Wover L ratio
PRINT "Maximum Gate Voltage
PRINT" Drain Voltage
PRINT" Flatband Voltage
PRINT "Gate Oxide Thickness
I
\ PRINT ..
PRINT" Input File
PRINT .. Output File
PRINT PRINT l"Is this correct (YIN)?";
20 okS = UCASE$(INKEY$)
IF okS = "N" THEN 10
IF okS <> "Y" THEN 20
a0: sumXY
PRINT" Y"
REM Calculate secondary constants
kToverq = koverq • T
qoverkT = qoverk I T
Cox = eox I Tox
dVg = Vgmax • .01
sumX =0: sumY = 0: sumX2 = 0: sumY2
CLOSE *1: CLOSE #2
OPEN infilename$ FOR INPUT AS #1
FOR n% = 1 TO 101
INPUT *1, Id(n'.\\)
x(n'.\\) = (dVg • n% - Vfb) ~ -2
IF Id(n%) < a THEN Id(n%) = 1E-15
Y(n%) = LOG(Id(n%) • x(n%»
sumX = sumX + x(n%)
sumY = sumY + Y(n%)
sumX2 sumX2 + x(n%) • x(n%)
sumY2 sumY2 + Y(n%) • Y(n%)
sumXY sumXY + x(n'.\\) • Y(n'.\\)
NEXT n%
r = 101 • sumXY - sumX • sumY
r = r I SQR«101 • sumX2 - sumX • sumX) • (101 • sumY2 - sumY • sumY»
r2 = r • r
IF r2 > .9025 THEN
slope = (101 • surnXY - sumX • sumY) I (101 • sumX2 - sumX • sumX)
intercept = sumY I 101 - slope • sumX I 101
muO EXP(intercept) I (WoverL • Cox • Vd)
Nit = SQR(-.8 • slope • Cox • Cox I (q • q)
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"; NitPRINT ~Trap State Density
PRINT "Mobility = "; muO
ELSE
PRINT "Regression Coeffecient = "; r
PRINT "Writing Data to file"; outfilename$
OPEN outfilename$ FOR OUTPUT AS #2
FOR n% = 2 TO 100
mhigh = (Y(n% + 1) - Y(n%» I (x(n'.\) + 1) - x(n%»
mlow = (Y(n%) - Y(n% - 1) I (x(n%) - x(n% - 1))
slope = .5 ~ (mhigh + mlow)
intercept = Y(n%) - slope x x(n'.\))
IF (slope < 0) AND (intercept < 0) THEN
muO = EXP(intercept) I (WoverL x Cox x Vd)
Nit = SQR(-.8 ~ slope ~ Cox ~ Cox I (q ~ q»
ELSE
muO = 0
Nit 0
END IF
PRINT #2, USING "###.####"; muO;
PRINT #2, USING " ##,####~AAA"; Nit
NEXT n%
CLOSE #2
END IF
PRINT: PRINT: PRINT "Do it again (YIN)?";
30 okS = UCASE$(INKEY$)
IF okS = "Y" THEN PRINT" Y": GOTO 10
IF okS <> "N" THEN 30
PRINT" N"
CLOSE #1
CLOSE #2
SYSTEM
1000 IF ERR = 53 THEN
CLS
PRINT "File "; infilename$; .. does not exist."
PRINT "The available data files in "; indir$; .. are:"
FILES indir$ + .. 'x,x"
RESUME 10
ELSE
CLS
PRINT "Unrecoverable Error #"; ERR
PRINT "Press any key to continue"
1001 IF INKEY$ = .... THEN 1001
RESUME 10
END IF
73
VITA
Andrew David Besso was born in New Jersey on May 4,
1965 to Harold and Alberta Besso. He and his family moved
to Gui lford, Connecticut when he was two years old. He
earned his Bachelor of Science in Electrical Engineering (cum
laude) in 1988 from the University of New Haven, and was
married to Lisa C. Blanchard shortly thereafter. He
(finally) obtained his Master of Science in Electrical
Engineering from Lehigh University in 1992. He is presently
employed by Commodore Semiconductor Group in Norristown,
Pennsylvania.
74

